Research and Design of ETC System’s Key Technologies Based on FPGA
作者: Yuming ZhangHuanqing XuJun Yang
刊名: Journal of Electronics and Information Science, 2017, Vol.2 (2)
来源数据库: Clausius Scientific Press
DOI: 10.23977/jeis.2017.22006
关键词: Electronic toll collection systemFPGALane layoutHDLC.
原始语种摘要: This paper not only describes the design of a central overhead ETC lane and the lane controller, canceling the traditional Lane rail to achieve a transparent ETC to the user, but also effectively solves problems of congestion. And by optimizing the internal structure of the ETC baseband circuit, this paper uses the FPGA technology to achieve the international standard of B baseband codec - Manchester codec.
全文获取路径: PDF下载  CSP 

  • FPGA field programmable gate array
  • achieve 达到
  • international 国际的
  • system 
  • baseband 基带
  • standard 标准
  • transparent 透媚
  • paper 
  • design 设计
  • layout 草图